73 lines
1.6 KiB
C
Raw Permalink Normal View History

2024-01-25 14:22:18 +08:00
#ifndef VAL_MUX_H__
#define VAL_MUX_H__
typedef enum{
TEST_MUX0_PC3 = 0U,
TEST_MUX1_PB1,
TEST_MUX2_PB4,
TEST_MUX3_PB7,
}Test_Mux_Port_t;
typedef enum{
TEST_MUX_LINSPHY_RXD = 6U,
TEST_MUX_LINSPHY_TXD = 7U,
TEST_MUX_LFRC = 8U,
TEST_MUX_HFRC = 9U,
TEST_MUX_SYSCLOCK = 12U,
TEST_MUX_ADCCLOCK = 18U,
TEST_MUX_LINSCORE_RXD = 34U,
TEST_MUX_LINSCORE_TXD = 35U,
}Test_Mux_Select_t;
typedef enum{
ANA_MUX_PA2 = 0x0001U,
ANA_MUX_PA3 = 0x0002U,
ANA_MUX_PA4 = 0x0004U,
ANA_MUX_PA5 = 0x0008U,
ANA_MUX_PA6 = 0x0010U,
ANA_MUX_PC3 = 0x0020U,
ANA_MUX_PC4 = 0x0040U,
ANA_MUX_PB0 = 0x0080U,
ANA_MUX_PB1 = 0x0100U,
ANA_MUX_PB2 = 0x0200U,
ANA_MUX_PB3 = 0x0400U,
ANA_MUX_PB4 = 0x0800U,
ANA_MUX_PB5 = 0x1000U,
ANA_MUX_PB6 = 0x2000U,
ANA_MUX_PB7 = 0x4000U,
}AnalogTest_Mux_Port_t;
typedef enum{
TEST_MUX_PB4_VDD3V3_1_2 = 0x0001U,
TEST_MUX_PB4_VDD1V5_1_1 = 0x0002U,
TEST_MUX_PB4_PRE5V_1_4 = 0x0004U,
TEST_MUX_PB4_EXT3V3_1_2 = 0x0008U,
TEST_MUX_PB5_VBG_1P2 = 0x0010U,
TEST_MUX_PB5_VBG_BUF = 0x0020U,
TEST_MUX_PB5_VBG_1P1 = 0x0040U,
TEST_MUX_PB5_TEMPSENSOR = 0x0080U,
TEST_MUX_PB5_ADCREFERENCE = 0x0100U,
TEST_MUX_PB5_BORREFERENCE = 0x0200U,
TEST_MUX_PB7_CSA_FILTEROUT = 0x0400U,
TEST_MUX_PB7_CSA_OUT = 0x0800U,
TEST_MUX_PB7_DAC_OUT = 0x1000U,
}AnalogTest_Mux_Select_t;
void DigitalTestMux_OutputSelect(Test_Mux_Port_t port, Test_Mux_Select_t mode);
void validate_mux(void);
#endif