306 lines
15 KiB
C
306 lines
15 KiB
C
|
/***********************************************************************************************************************
|
||
|
|
* DISCLAIMER
|
||
|
|
* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
|
||
|
|
* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
|
||
|
|
* applicable laws, including copyright laws.
|
||
|
|
* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
|
||
|
|
* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||
|
|
* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
|
||
|
|
* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
|
||
|
|
* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
|
||
|
|
* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
|
||
|
|
* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability
|
||
|
|
* of this software. By using this software, you agree to the additional terms and conditions found by accessing the
|
||
|
|
* following link:
|
||
|
|
* http://www.renesas.com/disclaimer
|
||
|
|
*
|
||
|
|
* Copyright (C) 2012, 2021 Renesas Electronics Corporation. All rights reserved.
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* File Name : r_cg_timer.c
|
||
|
|
* Version : CodeGenerator for RL78/F13 V2.03.07.02 [08 Nov 2021]
|
||
|
|
* Device(s) : R5F10BBG
|
||
|
|
* Tool-Chain : CCRL
|
||
|
|
* Description : This file implements device driver for TAU module.
|
||
|
|
* Creation Date: 2023-08-18
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
Includes
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
#include "r_cg_macrodriver.h"
|
||
|
|
#include "r_cg_timer.h"
|
||
|
|
/* Start user code for include. Do not edit comment generated here */
|
||
|
|
/* End user code. Do not edit comment generated here */
|
||
|
|
#include "r_cg_userdefine.h"
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
Pragma directive
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
/* Start user code for pragma. Do not edit comment generated here */
|
||
|
|
/* End user code. Do not edit comment generated here */
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
Global variables and functions
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
/* Start user code for global. Do not edit comment generated here */
|
||
|
|
/* End user code. Do not edit comment generated here */
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TAU0_Create
|
||
|
|
* Description : This function initializes the TAU0 module.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TAU0_Create(void)
|
||
|
|
{
|
||
|
|
TAU0EN = 1U; /* supplies input clock */
|
||
|
|
TPS0 = _0000_TAU_CKM0_FCLK_0 | _0000_TAU_CKM1_FCLK_0 | _0000_TAU_CKM2_FCLK_0 | _0000_TAU_CKM3_FCLK_0;
|
||
|
|
/* Stop all channels */
|
||
|
|
TT0 = _0001_TAU_CH0_STOP_TRG_ON | _0002_TAU_CH1_STOP_TRG_ON | _0004_TAU_CH2_STOP_TRG_ON |
|
||
|
|
_0008_TAU_CH3_STOP_TRG_ON | _0010_TAU_CH4_STOP_TRG_ON | _0020_TAU_CH5_STOP_TRG_ON |
|
||
|
|
_0040_TAU_CH6_STOP_TRG_ON | _0080_TAU_CH7_STOP_TRG_ON | _0200_TAU_CH1_H8_STOP_TRG_ON |
|
||
|
|
_0800_TAU_CH3_H8_STOP_TRG_ON;
|
||
|
|
PWMDLY1 = _0000_TAU_PWM_DELAY_CLEAR; /* clear PWM output delay */
|
||
|
|
/* Mask channel 0 interrupt */
|
||
|
|
TMMK00 = 1U; /* disable INTTM00 interrupt */
|
||
|
|
TMIF00 = 0U; /* clear INTTM00 interrupt flag */
|
||
|
|
/* Mask channel 1 interrupt */
|
||
|
|
TMMK01 = 1U; /* disable INTTM01 interrupt */
|
||
|
|
TMIF01 = 0U; /* clear INTTM01 interrupt flag */
|
||
|
|
/* Mask channel 1 higher 8 bits interrupt */
|
||
|
|
TMMK01H = 1U; /* disable INTTM01H interrupt */
|
||
|
|
TMIF01H = 0U; /* clear INTTM01H interrupt flag */
|
||
|
|
/* Mask channel 2 interrupt */
|
||
|
|
TMMK02 = 1U; /* disable INTTM02 interrupt */
|
||
|
|
TMIF02 = 0U; /* clear INTTM02 interrupt flag */
|
||
|
|
/* Mask channel 3 interrupt */
|
||
|
|
TMMK03 = 1U; /* disable INTTM03 interrupt */
|
||
|
|
TMIF03 = 0U; /* clear INTTM03 interrupt flag */
|
||
|
|
/* Mask channel 3 higher 8 bits interrupt */
|
||
|
|
TMMK03H = 1U; /* disable INTTM03H interrupt */
|
||
|
|
TMIF03H = 0U; /* clear INTTM03H interrupt flag */
|
||
|
|
/* Mask channel 4 interrupt */
|
||
|
|
TMMK04 = 1U; /* disable INTTM04 interrupt */
|
||
|
|
TMIF04 = 0U; /* clear INTTM04 interrupt flag */
|
||
|
|
/* Mask channel 5 interrupt */
|
||
|
|
TMMK05 = 1U; /* disable INTTM05 interrupt */
|
||
|
|
TMIF05 = 0U; /* clear INTTM05 interrupt flag */
|
||
|
|
/* Mask channel 6 interrupt */
|
||
|
|
TMMK06 = 1U; /* disable INTTM06 interrupt */
|
||
|
|
TMIF06 = 0U; /* clear INTTM06 interrupt flag */
|
||
|
|
/* Mask channel 7 interrupt */
|
||
|
|
TMMK07 = 1U; /* disable INTTM07 interrupt */
|
||
|
|
TMIF07 = 0U; /* clear INTTM07 interrupt flag */
|
||
|
|
/* Set INTTM00 low priority */
|
||
|
|
TMPR100 = 1U;
|
||
|
|
TMPR000 = 1U;
|
||
|
|
/* Set INTTM01 low priority */
|
||
|
|
TMPR101 = 1U;
|
||
|
|
TMPR001 = 1U;
|
||
|
|
/* Channel 0 used as interval timer */
|
||
|
|
TMR00 = _0000_TAU_CLOCK_SELECT_CKM0 | _0000_TAU_CLOCK_MODE_CKS | _0000_TAU_COMBINATION_SLAVE |
|
||
|
|
_0000_TAU_TRIGGER_SOFTWARE | _0000_TAU_MODE_INTERVAL_TIMER | _0000_TAU_START_INT_UNUSED;
|
||
|
|
TDR00 = _7CFF_TAU_TDR00_VALUE;
|
||
|
|
TO0 &= ~_0001_TAU_CH0_OUTPUT_VALUE_1;
|
||
|
|
TOE0 &= ~_0001_TAU_CH0_OUTPUT_ENABLE;
|
||
|
|
/* Channel 1 used as interval timer */
|
||
|
|
TMR01 = _0000_TAU_CLOCK_SELECT_CKM0 | _0000_TAU_CLOCK_MODE_CKS | _0000_TAU_16BITS_MODE |
|
||
|
|
_0000_TAU_TRIGGER_SOFTWARE | _0000_TAU_MODE_INTERVAL_TIMER | _0000_TAU_START_INT_UNUSED;
|
||
|
|
TDR01 = _7CFF_TAU_TDR01_VALUE;
|
||
|
|
TOM0 &= ~_0002_TAU_CH1_OUTPUT_COMBIN;
|
||
|
|
TOL0 &= ~_0002_TAU_CH1_OUTPUT_LEVEL_L;
|
||
|
|
TO0 &= ~_0002_TAU_CH1_OUTPUT_VALUE_1;
|
||
|
|
TOE0 &= ~_0002_TAU_CH1_OUTPUT_ENABLE;
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TAU0_Channel0_Start
|
||
|
|
* Description : This function starts TAU0 channel 0 counter.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TAU0_Channel0_Start(void)
|
||
|
|
{
|
||
|
|
TMIF00 = 0U; /* clear INTTM00 interrupt flag */
|
||
|
|
TMMK00 = 0U; /* enable INTTM00 interrupt */
|
||
|
|
TS0 |= _0001_TAU_CH0_START_TRG_ON;
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TAU0_Channel0_Stop
|
||
|
|
* Description : This function stops TAU0 channel 0 counter.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TAU0_Channel0_Stop(void)
|
||
|
|
{
|
||
|
|
TT0 |= _0001_TAU_CH0_STOP_TRG_ON;
|
||
|
|
/* Mask channel 0 interrupt */
|
||
|
|
TMMK00 = 1U; /* disable INTTM00 interrupt */
|
||
|
|
TMIF00 = 0U; /* clear INTTM00 interrupt flag */
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TAU0_Channel1_Start
|
||
|
|
* Description : This function starts TAU0 channel 1 counter.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TAU0_Channel1_Start(void)
|
||
|
|
{
|
||
|
|
TMIF01 = 0U; /* clear INTTM01 interrupt flag */
|
||
|
|
TMMK01 = 0U; /* enable INTTM01 interrupt */
|
||
|
|
TS0 |= _0002_TAU_CH1_START_TRG_ON;
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TAU0_Channel1_Stop
|
||
|
|
* Description : This function stops TAU0 channel 1 counter.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TAU0_Channel1_Stop(void)
|
||
|
|
{
|
||
|
|
TT0 |= _0002_TAU_CH1_STOP_TRG_ON;
|
||
|
|
/* Mask channel 1 interrupt */
|
||
|
|
TMMK01 = 1U; /* disable INTTM01 interrupt */
|
||
|
|
TMIF01 = 0U; /* clear INTTM01 interrupt flag */
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TMR_RD0_Create
|
||
|
|
* Description : This function initializes the TMRD0 module.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TMR_RD0_Create(void)
|
||
|
|
{
|
||
|
|
TRD0EN = 1U; /* enable input clock supply */
|
||
|
|
TRDSTR |= _04_TMRD_TRD0_COUNT_CONTINUES;
|
||
|
|
TRDSTR &= (uint8_t)~_01_TMRD_TRD0_COUNT_START; /* disable TMRD0 operation */
|
||
|
|
PWMDLY0 = _0000_TMRD_PWM_DELAY_CLEAR; /* clear PWM output delay */
|
||
|
|
TRDMK0 = 1U; /* disable TMRD0 interrupt */
|
||
|
|
TRDIF0 = 0U; /* clear TMRD0 interrupt flag */
|
||
|
|
TRDMR |= _00_TMRD_TRDGRC0_GENERAL | _00_TMRD_TRDGRD0_GENERAL;
|
||
|
|
TRDOER1 &= _F0_TMRD_CHANNEL0_OUTPUT_DEFAULT;
|
||
|
|
TRDOER1 |= _00_TMRD_TRDIOA0_OUTPUT_ENABLE | _00_TMRD_TRDIOC0_OUTPUT_ENABLE | _08_TMRD_TRDIOD0_OUTPUT_DISABLE;
|
||
|
|
TRDOCR |= _00_TMRD_TRDIOA0_INITIAL_OUTPUT_L | _00_TMRD_TRDIOC0_INITIAL_OUTPUT_L;
|
||
|
|
TRDCR0 |= _00_TMRD_INTERNAL_CLOCK_FIH | _40_TMRD_COUNTER_CLEAR_TRDGRB;
|
||
|
|
TRDIER0 = _00_TMRD_IMIA_DISABLE | _00_TMRD_IMIB_DISABLE | _00_TMRD_IMIC_DISABLE | _00_TMRD_OVIE_DISABLE;
|
||
|
|
TRDIORA0 = _01_TMRD_TRDGRA_COMPARE_OUTPUT_LOW;
|
||
|
|
TRDIORC0 = _01_TMRD_TRDGRC_COMPARE_OUTPUT_LOW | _08_TMRD_TRDGRC_GENERAL_BUFFER_REGISTER |
|
||
|
|
_80_TMRD_TRDGRD_GENERAL_BUFFER_REGISTER;
|
||
|
|
TRDGRA0 = _3E7F_TMRD_TRDGRA0_VALUE;
|
||
|
|
TRDGRB0 = _7CFF_TMRD_TRDGRB0_VALUE;
|
||
|
|
TRDGRC0 = _3E7F_TMRD_TRDGRC0_VALUE;
|
||
|
|
/* Set TRDIOA0 pin */
|
||
|
|
POM1 &= 0xF7U;
|
||
|
|
PM1 &= 0xF7U;
|
||
|
|
P1 &= 0xF7U;
|
||
|
|
/* Set TRDIOC0 pin */
|
||
|
|
POM1 &= 0xEFU;
|
||
|
|
PM1 &= 0xEFU;
|
||
|
|
P1 &= 0xEFU;
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TMR_RD0_Start
|
||
|
|
* Description : This function starts TMRD0 counter.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TMR_RD0_Start(void)
|
||
|
|
{
|
||
|
|
volatile uint8_t trdsr_dummy;
|
||
|
|
|
||
|
|
|
||
|
|
trdsr_dummy = TRDSR0; /* read TRDSR0 before write 0 */
|
||
|
|
TRDSR0 = 0x00U; /* clear TRD0 each interrupt request */
|
||
|
|
TRDSTR &= (uint8_t)~_04_TMRD_TRD0_COUNT_CONTINUES;
|
||
|
|
TRDSTR |= _01_TMRD_TRD0_COUNT_START; /* start TMRD0 counter */
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TMR_RD0_Stop
|
||
|
|
* Description : This function stops TMRD0 counter.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TMR_RD0_Stop(void)
|
||
|
|
{
|
||
|
|
volatile uint8_t trdsr_dummy;
|
||
|
|
|
||
|
|
TRDSTR |= _04_TMRD_TRD0_COUNT_CONTINUES;
|
||
|
|
TRDSTR &= (uint8_t)~_01_TMRD_TRD0_COUNT_START; /* stop TMRD0 counter */
|
||
|
|
trdsr_dummy = TRDSR0; /* read TRDSR0 before write 0 */
|
||
|
|
TRDSR0 = 0x00U; /* clear TRD0 each interrupt request */
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TMR_RD1_Create
|
||
|
|
* Description : This function initializes the TMRD1 module.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TMR_RD1_Create(void)
|
||
|
|
{
|
||
|
|
TRD0EN = 1U; /* enable input clock supply */
|
||
|
|
TRDSTR |= _08_TMRD_TRD1_COUNT_CONTINUES;
|
||
|
|
TRDSTR &= (uint8_t)~_02_TMRD_TRD1_COUNT_START; /* disable TMRD1 operation */
|
||
|
|
PWMDLY0 = _0000_TMRD_PWM_DELAY_CLEAR; /* clear PWM output delay */
|
||
|
|
TRDMK1 = 1U; /* disable TMRD1 interrupt */
|
||
|
|
TRDIF1 = 0U; /* clear TMRD1 interrupt flag */
|
||
|
|
TRDMR |= _00_TMRD_TRDGRC1_GENERAL | _00_TMRD_TRDGRD1_GENERAL;
|
||
|
|
TRDOER1 &= _0F_TMRD_CHANNEL1_OUTPUT_DEFAULT;
|
||
|
|
TRDOER1 |= _00_TMRD_TRDIOA1_OUTPUT_ENABLE | _40_TMRD_TRDIOC1_OUTPUT_DISABLE | _80_TMRD_TRDIOD1_OUTPUT_DISABLE;
|
||
|
|
TRDOCR |= _00_TMRD_TRDIOA1_INITIAL_OUTPUT_L;
|
||
|
|
TRDCR1 |= _00_TMRD_INTERNAL_CLOCK_FIH | _40_TMRD_COUNTER_CLEAR_TRDGRB;
|
||
|
|
TRDIER1 = _00_TMRD_IMIA_DISABLE | _00_TMRD_IMIB_DISABLE | _00_TMRD_OVIE_DISABLE;
|
||
|
|
TRDIORA1 = _01_TMRD_TRDGRA_COMPARE_OUTPUT_LOW;
|
||
|
|
TRDIORC1 = _08_TMRD_TRDGRC_GENERAL_BUFFER_REGISTER | _80_TMRD_TRDGRD_GENERAL_BUFFER_REGISTER;
|
||
|
|
TRDGRA1 = _257F_TMRD_TRDGRA1_VALUE;
|
||
|
|
TRDGRB1 = _7CFF_TMRD_TRDGRB1_VALUE;
|
||
|
|
/* Set TRDIOA1 pin */
|
||
|
|
POM1 &= 0xDFU;
|
||
|
|
PM1 &= 0xDFU;
|
||
|
|
P1 &= 0xDFU;
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TMR_RD1_Start
|
||
|
|
* Description : This function starts TMRD1 counter.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TMR_RD1_Start(void)
|
||
|
|
{
|
||
|
|
volatile uint8_t trdsr_dummy;
|
||
|
|
|
||
|
|
|
||
|
|
trdsr_dummy = TRDSR1; /* read TRDSR1 before write 0 */
|
||
|
|
TRDSR1 = 0x00U; /* clear TRD1 each interrupt request */
|
||
|
|
TRDSTR |= _08_TMRD_TRD1_COUNT_CONTINUES;
|
||
|
|
TRDSTR |= _02_TMRD_TRD1_COUNT_START; /* start TMRD1 counter */
|
||
|
|
}
|
||
|
|
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* Function Name: R_TMR_RD1_Stop
|
||
|
|
* Description : This function stops TMRD1 counter.
|
||
|
|
* Arguments : None
|
||
|
|
* Return Value : None
|
||
|
|
***********************************************************************************************************************/
|
||
|
|
void R_TMR_RD1_Stop(void)
|
||
|
|
{
|
||
|
|
volatile uint8_t trdsr_dummy;
|
||
|
|
|
||
|
|
TRDSTR |= _08_TMRD_TRD1_COUNT_CONTINUES;
|
||
|
|
TRDSTR &= (uint8_t)~_02_TMRD_TRD1_COUNT_START; /* stop TMRD1 counter */
|
||
|
|
trdsr_dummy = TRDSR1; /* read TRDSR1 before write 0 */
|
||
|
|
TRDSR1 = 0x00U; /* clear TRD1 each interrupt request */
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Start user code for adding. Do not edit comment generated here */
|
||
|
|
/* End user code. Do not edit comment generated here */
|